Microprocessing and Microprogramming 37 (1993) 225–227
North-Holland

Author index to volume 37 (1993)

Aedo, I., F. Panetsos and A. Ribagorda, Hypertextual applications development tools 81
Aleksandar, C., *see* Aleksić, M. 45
Aleksić, M., *see* Protić, J. 201
Aleksić, M., M. Novaković, C. Aleksandar and J. Protić, CISC versus RISC processors for graphics: A simulation study 45
Alexandres, S., *see* Moreno, F. 69
Armas, V.A., *see* Montiel, J.A. 49

Benson, T.J.G., *see* Milligan, P. 65
Blazek, Z., Two-processor monitoring system for airplanes 77
Bollerott, M., *see* vom Bögel, G. 211
Britton, C., M. Loomes and R. Mitchell, Formal specifications as constructive diagrams 175

Carballo, P.P., R. Sarmiento and A. Núñez, Integer and control units for a GaAs-32bit RISC processor 105
Cellary, W. and W. Wieczerzycki, On hierarchical locking of composite objects 127
Cheng, C.W., C.K. Li and P.K. Kung, A nonlinear 3D MOSFET table for VLSI circuit simulation 15
Cho, J.W., *see* Seo, D.-W. 37
Cho, H.R., Y.S. Kim and S. Moon, Development of an autonomous heterogeneous distributed database system: DHIM 119
Cho, H.R. and S. Moon, CADTM: A database transaction manager for coordinating design activities in CAD environments 115
Clematis, A. and V. Gianuzzi, A hierarchical program structure for concurrent fault tolerant software 179

Dana, M., *see* Kress, R. 7
Davey, P.J., T. Donnelly and D.J. Mapps, Pulse slimming in magnetic recording using digital signal processing techniques 73
De Gloria, A., P. Faraboschi and M. Olivieri, A delay insensitive approach to the VLSI design of a DRAM controller 19
De Gloria, A., P. Faraboschi and M. Olivieri, Design of massively parallel SIMD architecture for the Boltzmann Machine 153
Dolenc, T., *see* Savnik, I. 187
Donnelly, T., *see* Davey, P.J. 73
Duarte, R.O. and E.S.T. Fernandes, Configurable cells: Towards dynamic architectures 221
Dufourd, J.-C., *see* Navinner, J.-F. 11

Fan, X. and K. Lagemann, Experiences and results in designing VLSI-chips using standard-cell techniques 3
Fan, X., Analysis of multithreaded architectures – A case study 87
Faraboschi, P., *see* De Gloria, A. 153
Faraboschi, P., *see* De Gloria, A. 19
Fay, D.Q.M., *see* Montiel, J.A. 49
Fernandes, E.S.T., *see* Duarte, R.O. 221
Fernández, M., *see* Mozos, D. 95

Gago, A., *see* López, J. 183
Gianuzzi, V., *see* Clematis, A. 179
Gómez, L., *see* Hernández, A. 23
Goutis, C.E., *see* Metafas, D.E. 57

Hartenstein, H., *see* Kress, R. 7
Hernández, A., L. Gómez and A. Nunez, An empirical model to estimate power consumption in GaAs DCFL/SDCFL circuits 23
Hersch, R.D., Distributing pixmap images among parallel disk arrays 33

Janeček, J., S. Jedlik and M. Meloun, Effectiveness of bridging in multiprotocol LANs 205
Jedlik, S., *see* Janeček, J. 205

Kalantery, M., *see* Taylor, S.J.E. 145
Kapus-Kolar, M., *see* Pučko, M. 123
Karshmer, A.I. and R. Yan, A CATV based metropolitan area network using distributed switching 197
Kim, Y.S., *see* Cho, H.R. 119
Kress, R., E. Melcher, H. Hartenstein and M. Dana, CMOS interconnect modelling for timing analysis 7
Kroha, P., Translation of a query on OODBMS into a system of parallel tasks 167
Kuchciński, K., System level modelling and analysis of complex digital systems 91
Kung, P.K., *see* Cheng, C.W. 15

La, D. and P. Biswas, An extended scheduling technique for software pipelining 99
Lagemann, K., *see* Fan, X. 3
Li, C.K., *see* Cheng, C.W. 15
Lins, R.D. and P.G. Soares, Some performance figures for the G-Machine and its optimisations 163
Lins, R.D. and B.O. Lira, CMC: Fast lazy functional languages 159
Lira, B.O., *see* Lins, R.D. 159

Loomes, M., *see* Britton, C. 175
López, J. and A. Gago, A parallel algorithm for the Jacobian matrix of a manipulator 183
Luk, C.K., *see* Ng, K.W. 171

Mandado, E., *see* Pérez, S. 215
Mapps, D.J., *see* Davey, P.J. 73
McConnell, R.K., *see* Rea, S.A.
McConnell, R., *see* Milligan, P. 65
McConnell, R., P. Sage, P. Milligan, S.A. Rea and P.J.P. McMullan, Hot spot analysis within the FortPort migration tool for parallel platforms 141
McConnell, R., *see* Sage, P. 137
McMullan, P.J.P., *see* McConnell, R. 141
Median, J., *see* Meziat, D. 41
Melcher, E., *see* Kress, R. 7
Meloun, M., *see* Janeček, J. 205
Meneses, J., *see* Moreno, F. 69
Metafas, D.E., S.S. Nikolaidis and C.E. Goutis, Real time cepstrum computation based on an advanced CORDIC processor 57
Meziat, D., J. Sequieros, J. Medina and S. Sánchez, CDPU for SOHO-CEPAC collaboration 41
Milligan, P., *see* Rea, S.A. 29
Milligan, P., *see* McConnell, R. 141
Milligan, P., T.J.G. Benson, B. McConnell and A. Rea, Detecting components for parallel execution within the Mathematician's Devil 65
Milligan, P., *see* Sage, P. 137
Mitchell, R., *see* Britton, C. 175
Mohorič, T., *see* Savnik, I. 187
Montiel, J.A., V.A. Armas and D.Q.M. Fay, An OCCAM circle generator program implemented in VLSI 49
Moon, S., *see* Cho, H.R. 119
Moon, S., *see* Cho, H.R. 115
Moreno, F., S. Alexandres and J. Meneses, A flexible architecture for real-time speech recognition 69
Mozos, D., J. Septién, F. Tirado and M. Fernández, Guidance for optimization-based synthesis tools 95
Murphy, L.A., *see* Rea, S.A. 29

Navinner, J.-F. and J.-C. Dufourd, Préforme/aGAPE: A synergy between symbolic cell design and assembly 11
Ng, K.W. and C.K. Luk, The design of a multiparadigm programming language: I 171
Nikolaidis, S.S., *see* Metafas, D.E. 57
Novak, F., *see* Savnik, I. 187
Novaković, M., *see* Aleksić, M. 45
Núñez, A., *see* Hernández, A. 23
Núñez, A., *see* Carballo, P.P. 105

Olivieri, M., *see* De Gloria, A. 153
Olivieri, M., *see* De Gloria, A. 19

Panetsos, F., *see* Aedo, I. 81
Pelan, J., *see* Rea, S.A. 29
Pérez, S., E. Mandado and J. Ruiz de Ojeda, Logic controllers design methods using advanced PLDS 215
Protić, J., *see* Aleksić, M. 45
Protić, J. and M. Aleksić, An example of the efficient message protocol for industrial LAN 201
Pučko, M., M. Kapus-Kolar and J. Rugelj, Developing multi-user interfaces for CSCW environment 123

Rea, A., *see* Milligan, P. 65
Rea, S.A., P. Milligan, R.K. McConnell, L.A. Murphy and J. Pelan, An investigation of the performance characteristics of an i860 processor within a Meiko computing surface 29
Rea, S.A., *see* McConnell, R. 141
Rea, S., *see* Sage, P. 137
Redfern, A.P., *see* Taylor, S.J.E. 145
Ribagorda, A., *see* Aedo, I. 81
Rizman, K. and I. Rozman, Facilitating composition and increasing object reusability by means of an event-driven object-oriented development 111
Rozman, I., *see* Rizman, K. 111
Rugelj, J., *see* Pučko, M. 123
Ruiz de Ojeda, J., *see* Pérez, S. 215

Sage, P., P. Milligan, R. McConnell and S. Rea, Graph management within the FortPort migration environment (including comments on the use of objectstore) 137
Sage, P., *see* McConnell, R. 141
Sánchez, S., *see* Meziat, D. 41
Sarmiento, R., *see* Carballo, P.P. 105
Savnik, I., T. Mohorič, T. Dolenc and F. Novak, Modelling dynamic dependencies by functional database model 187
Scherer, K., *see* vom Bögel, G. 211
Seo, D.-W. and J.W. Cho, Directory-based cache coherence scheme using number-balanced binary tree 37
Septién, J., *see* Mozos, D. 95
Sequieros, J., *see* Meziat, D. 41
Soares, P.G., *see* Lins, R.D. 163
Švéda, M., Small area network interconnection 193

Taylor, S.J.E., N. Kalantery, S.C. Winter, D.R. Wilson and A.P. Redfern, Developments in parallel discrete event simulation at The Centre for Parallel Computing 145
Tirado, F., *see* Mozos, D. 95
Tudruj, M.S., Dynamically reconfigurable multi-transputer systems with serial bus control 149

Vajda, F., Implementation issues of image texture analysis and segmentation 61
vom Bögel, G., K. Scherer and M. Bollerott, An optimized architecture for a rapid-prototype-emulator 211

Weininger, A., Source–A debugging tool for ParMod 133
Wieczerzycki, W., *see* Cellary, W. 127
Wilson, D.R., *see* Taylor, S.J.E. 145

Winter, S.C., *see* Taylor, S.J.E. 145

Yan, R., *see* Karshmer, A.I. 197

Microprocessing and Microprogramming 37 (1993) 229–230
North-Holland

Subject index to volume 37 (1993)

Advanced PLDs 215
Applications 187
Array processors 57

Backward error recovery 179
Boltzmann Machine 153
Bridge 193
Bridging 205

Cache coherence 37
CAD 23, 187
CAD databases 115
Cell assembly 11
Cepstrum 57
Circle generator program 49
Circuit simulation 15
CISC-processor 3
CISC/RISC 45
Communication protocol 201
Complex digital systems 91
Composite objects 127
Concurrent programming 179
Configurable cells 221
Connection structure 211
Constructive diagrams 175
CORDIC processor 57

Data processing 41
Database 187
Database management 187
Delay insensitive circuits 19
DRAM controllers 19
Design methods 215
Development 81
Development methodology 123
Digital signal processing 73
Directory-based cache coherence scheme 37
Discrete event simulation 145
Distributed switching 197
Dynamic architectures 221
Dynamically reconfigurable multi-transputer systems 149

Embedded applications 193

Fast lazy functional languages 159
Format specification 175
FortPort migration tool 141
FortPort project 137
FPGA-array 211
Functional database model 187

G-Machine 163
GaAs DCFL/SDCFL 23
GaAs design 105
Graph management 137
Graphics simulators 45

Hardware utilization 87
Heterogeneous distributed database system 119
Heuristics 95
Hierarchical locking 127
Hot spot analysis 141
Hyper text 81

i860 processor 29
Image processing 61
Implementation primitives 61
In-circuit emulation 211
Instruction-level parallelism 99
Integer and control units 105
Intelligent user interface 115
Interconnect 7

Jacobian matrix 183

Lazy functional languages 163
Linear interpolation 15
Logic 171
Logic controllers 215

Magnetic recording 73
Manufacturing simulation 145
Massively parallel SIMD architecture 153
Mathematicians's Devil 65
Meiko computing surface 29
Metropolitan area network 197
Microcontroller INTEL 8344 201
Modulo scheduling 99
Multi-disk stripping 33
Multi-user interfaces 123
Multigrid 11
Multiparadigm 171
Multiprocessor systems 137
Multiprotocol LANs 205
Multithreaded architectures 87

Nonlinear table 15
Number-balanced binary tree 37

Object composition 111
Object-oriented 171
Object-oriented development 111
Object reusability 111
OCCAM 49
Optimization 23, 95

Parallel and distributed debugging 133
Parallel execution 65
Parallel image storage 33
Parallel platforms 141
Parallel processing 145
Parallel storage cluster architecture 33
Parallel tasking 167
Parallelism 171
Performance characteristics 29
PLC LAN 201
Prefix 183
Process independence 11
Programming on Ada 167
Pulse slimming 73

Queries in object-oriented DBMS 167

Rapid prototyping 211
Real-time 69
Realtime verification 211
Recognition 69
Representation techniques 123
RISC architecture 159
RISC processor 87, 105
Router 193

Self-timed design 19
Serial bus control 149
SIMD 183
Site autonomy 119
Small area network protocols 193
Software 81
Software fault tolerance 179
Solar energetic particles 41
Space technology 41
Standard-cell technique 3
Superscalar processors 99
Switch level 7
Symbolic compaction 11
Symbolic design 11
Synthesis tools 95
System level modelling 91

Telecommunications simulation 145
Texture analysis 61
Tools 81
Transaction based systems 179
Transaction management 115
Two-processor monitoring system 77

Update synchronization 119

VLIW 99
VLSI 7, 49
VLSI CAD 11
VLSI design 3, 19
VLSI pipeline 69
VLSI power estimation 23